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ABSTRACT
A system for measuring the difference of the power spectrum between two
high level white noise signals is designed and partially implemented.
Measurement of the difference is done to a precision of 40PPM using
digital signal processing techniques. A stable system (small drift in
time) using spectrum estimation is designed. The system contains an
analog filter, an attenuator, an A/D converter, and a digital filter.
The drift in time of the above components of the system is measured.
Using these data, the stability of the system and the precision of the
measurements are determined using error analysis. The stability of the
system is also determined by measurements of a stable signal source.
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I. INTRODUCTION
Noise measurement to a precision of 40 parts per million to
determine the total power within a certain frequency range serves as a
non-destructive method for testing the radiation hardness of voltage
reference diodes. Determining the radiation hardness characteristics of
these diodes without the need for radiation exposure is an attractive way
for pre-screening such devices.
The processing of amplified noise and the detection of the resulting
signal have been done using analog techniques [1]. In this project,
measurement of noise signals and other signals is performed using digital
design techniques. The advantages of digital circuitry (it has greater
stability and higher resolution) are attractive in this application.
A 1
(Figure 1.1) Power Spectrum of Noise Signal
The noise power spectrum of the diodes is shown in Figure 1.1. In
the low frequency region 1/f noise dominates; in the high frequency
region capacitive shunting effect dominates. The mid-frequency region
""o k I
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has a flat spectrum. A noise signal with a flat spectrum over the entire
frequency range is called a white noise. The purpose of this project is
to measure the difference of this flat spectrum level between two noise
signals.
A spectrum analysis method is employed for the measurement of the
total power within a certain region of frequencies of the noise signal
(which is white over the frequency region of concern). Given a signal
X(t), it can be sampled at a rate 1/T to form x(n) as follows :
X(t) - X(nT) - x(n) (1.1)
The spectrum Sx(f) of a given signal x(t) is Jefined as follows :
N
Sx(f) - X Cx(n) exp-(j2rfn) (1.2)
n-O
where Cx(n) - E[x(n)x(NJn)].
In reality Cx(n), the auto-correlation function, must be estimated in
order to obtain the spectrum. In this project, spectrum estimation will
be done by mean-squaring of the filtered signal. In other words, the
signal is first passed through a band-pass filter to select the range of
frequencies of concern, which will be from 1 kHz to 30 kHz. The mean
square of the resulting signal will be taken. Let h(n) denote the system
function of the filter. Then the resulting signal after processing will
be
1 N M
G(f) - - I I h(k)x(i-k)
N i-O k-O
2 (1.3)
where M is the length of the filter (i.e. h(n) - 0 , for n>M) and N is
the number of samples to be averaged.
The mean and variance of G(f) can be calculated for a signal x(n)
with E[x(n)]0O and Vars[(x(n)]-a2. The mean of G(f) is
M
E[G(f)] - a2 h(n)
-n-o I
(1.4)
and the variance of G(f) is
r[4 M
Var[G(f)] = N h4n (1.5)
From these relationships, we see that the ratio of the variance of G(f)
to the square of the mean of G(f) is
Var[G(f)] 2
E2[G(f)] N
M
E h4 (n)
n-o
2 h2(n) 
no0
If h(n) is a rectangular window (i.e. h(n)-l for O<n<M , 0 elsewhere),
then we have
-1
(1.6)
Var[G(f)] 2
_------ (1.7)
E2 [G(f)] N
We see that the ratio is proportional to 1/N, which means increasing
N decreases this ratio. For our objective of 40PPM accuracy, we want 2/N
s (40 x 10-6)2. The required value is N ' 1.29 x 109.
The problem of measuring a signal to 40PPM precision is reduced to
one of measuring the difference of the power spectrum level between two
signals to 40PPM precision. In the revised problem, noise errors in the
system do not cause problems as long as the errors do not drift more than
the specified precision over the time of measurements. Thus, when the
statistics of the noise do not vary, the measurement of this difference
between signals can be made to a high precision provided this difference
is small. Once this difference can be measured to a high precision, a
calibrated noise signal can be used to get a high precision measurement
of an unknown signal. The spectrum level of the unknown signal is the
spectrum level of the calibrated signal plus or minus the difference that
has been measured. In this paper, a system for measuring the difference
between signals to high precision is described.
II. MEASUREMENT SYSTEM
The measurement system is shown in Figure 2.0.1.
X(t) ANALOG ATTENUATOR A/D DIGITAL I SQUARING AVERAGING
FILTER Filter
(Figure 2.0.1) Measurement System
The amplified high level signals first pass through the analog band-
pass filter which serves to reduce aliasing when the analog signal is
converted to a digital signal. The attenuator attenuates the input
signals by different amounts so that the outputs of the system can be
made equal for varying inputs to the system. The analog-to-digital con-
verter converts analog signals to digital signals for processing. Squar-
ing and averaging of the signal are performed to get the desired results
(the spectrum estimations of the signals).
In this way the difference of the spectrum level between two signals
can be measured. Even though the precision of measurement of the indi-
vidual spectrum levels is not 40PPM, the measurement of the difference of
the spectrum level between the two signals can achieve this precision.
First, the calibrated signal is measured with the attenuator in the mid-
range. Then the second signal is measured several times. The goal is to
determine the attenuator setting for the second signal that gives the
same output as the calibrated signal. This concept will be further elab-
orated when discussing the attenuator.
/0
The detailed descriptions of the various elements are included in
the following sections.
1. Analog Bandpass Filter
The analog bandpass filter acts as an anti-aliasing filter for the
analog-to-digital converter. In order to avoid aliasing, the bandwidth B
of the filter must be less than 1/2T, where T is the sampling period of
the analog to digital converter. In addition, this filter serves to
reduce 1/f noise at low frequencies.
The specifications for the filter are given in figure 2.1.1. The
lower passband frequency of 1 kHz is chosen to reduce 1/f noise in the
low frequency region since the "knee" frequency of the 1/f noise is
approximately 1 KHz. The upper passband frequency of 30 KHz is chosen so
that tolerable amount of aliasing will result given the sampling rate of
67KHz of the analog-to-digital converter. The ripple in the passband
will not be a significant source of error in the measurement since we are
making a comparison between two signals that have identical (flat)
spectrums. Both signals will be affected in the same way by the ripple.
Figure 2.1.2 gives a plot of the desired filter on the HP 3562A Spectrum
Analyzer.
II
IH;(f)l
G
fO fl f2 f3
fo - .1 KHz R - .122 (1 dB)
fl - 1 KHz G- .01 (-40 dB)
f2 - 30 KHz
f3 - 60 KHz
(Figure 2.1.1) Specifications for the Analog Filter
A Chebyshev filter is used for the implementation. The magnitude of
the frequency response of Chebyshev filters has an equiripple behavior,
in either the passband or the stopband, and the ripple is such that the
maximum error In the band where the ripple occurs is minimized. The
response in the band free of ripples is monotonic. Here, the design of a
Chebyshev filter where the passband contains ripples is used.
A lowpass filter is designed first. The system function for the
Chebyshev low pass filter is
IHa(O)1l2 1 / [I + 2Vn2 ( p] (2.1.3)
where -2xf, p is the pass band frequency of the low pass filter, e is
the ripple factor, and Vn(x) - cos(n coslx). When xl, we have Vn(x) -
cosh(n cosh'lx). Substituting S - j in equation 2,1.3, we have
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Ha(s)Ha(-s) - 1 / [1 + 2Vnl(S/jp)]
Vn(x) can be expressed as a polynomial of order n in x. Therefore,
n
Vn(X) - ax .
i-0
(2.1.5)
The values of ai for n - 1, 2, .. 10 are given in Table 2.1.1.
Table 2.1.1 Coefficients for Chebyshev Polynomials Vn(O) of order n, in
ascending powers of variable x
Coefficients of Vn(x) in ascending powers of x : ti is the
element in the ith row, i - 1, 2, 3, ... and (j+l)t column,
n j - 0, 1, 2,
1 0, 1
2 -1, 0, 2
3 0, -3, 0, 4
4 1, 0, -8, 0, 8
5 0, 5, 0, -20, 0, 16
6 -1, 0, 18, 0, -48, 0, 32
7 0, -7, 0, 56, 0, -112, 0, 64
8 1, 0, -32, 0, 160, 0, -256, 0, 128
9 0, 9, 0, -120, 0, 432, 0, -576, 0, 256
10 -1, 0, 50, 0, -400, 0, 1120, 0, -1280, 0, 512
The sequence of polynomials (Vn(x)) satisfies the following
properties :
(2.1.4)
a)
that
(Vn(x)) forms an orthogonal set over -1 x 1 ; it is verifiable
1 1 0, mfn,
11 X2 Vn(X)Vm(x)dx - x/2, m-n-O,
-1 (1-x ) I, m-nf0.
b) Vn(x) - Vn(-x), for odd n,
Vn(x) - Vn(-x), for even n.
c) Vn(l) - 1, for all n.
d) V(-l) - 1 and Vn(O) (l)n/2, for even n,
Vn(-l) --1 and Vn(O) - 0, for odd n.
e) The range of V(x) is between -1 and 1, for -1 x 1, and within
this range Vn(x) varies with an equal ripple as x varies.
f) The zeros of Vn(x) lie in -1 x 1.
Figure 2.1.3 defines the lowpass Chebychev filter.
A,)
G
3%
(Figure 2.1.3) Lowpass Filter
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Frequencies 0p and 0s are to be determined by the transformation from a
bandpass filter to a lowpass filter. The following transformation for
the conversion is used.
n J(L )
alp - ----------------- (2.1.6)Jn.H nL
1/L ,/' H
Using aL - 2x103 rad/s and H - 6rx104 rad/s, we have the new
transformed frequencies 0O'- -10.34 rad/s, l1'- -1 rad/s, 2'- 1 rad/s,
03'' 2.052 rad/s. Therefore, we have - 1 rad/s and 0, - 2.052 rad/s.
When the specification at 3' is satisfied, the one at n0' is also
satisfied.
To determine , consider Ha(Q)12 at - p. Since Vn(l) - 1, then
at 0 - %, we have 10log(l+e2) - 1. This implies that - 0.5088. At 
- O, the specification is IHa(0s)l2 (.01)2. This gives 1 / [1 +
E2Vn2(2.052)] < (.01)2 , or Vn(2.052 ) 197. The minimum value of n
which satisfies this is n - 5. Therefore, a fifth order Chebyshev filter
is required.
The lowpass filter is designed using five second order sections in
cascade. The poles of the Chebyshev lowpass filter transfer function is
obtained by setting the denominator of the transfer function equal to 0.
1 + 2Vn2(s/jnp ) -0. (2.1.7)
. I
Let s/jOp - cos(w) - cos(u+jv) , where w - u+jv is another complex
variable (u and v are real). Then from the definition of Vn(x),
Vn(s/jp) - cos(n cos'l(S/jOp)] - cos(nw) - cos[n(u+jv)]
- cos(nu)cosh(nv) - jsin(nu)sinh(nv). (2.1.8)
From equation 2.1.7 , Vn(s/jOp) - + j/e. Therefore,
cos(nu)cosh(nv) - jsin(nu)sinh(nv) - + j/e
or cos(nu)cosh(nv) - 0, and sin(nu)sinh(nv) - + 1/e. (2.1.9)
Since cosh(nv) > 0 for all values of nv, it follows that cos(nu) - 0.
Thi; gives nu - (2r+l)w/2 or ur - (2r+l)w/2n. Substituting this into
equation 2.1.9 we have sinh(nv) - 1/c. Solving for e, this gives
1 1 h /n
eV - [ + {2+1 (2.1.10)
Since sr - p cos(ur+jV) - np[cos(ur)cosh(v) - J sin(ur)sinh(v)]
- p[sin(ur)sinh(v) + j cos(ur)cosh(v)]
(2.1.11)
These poles are transformed to form the poles of the band pass filter
with the desired passbands using the following frequency transformation.
i 1
(2.1.12)Slp -L_+_ 
lH - L Q s
The bandpass filter is designed using five second-ordered sections
(10 poles). Once the lowpass filter poles have been transformed into
bandpass filter poles (using equation 2.1.6), each second-ordered section
is a bandpass filter with the following system function :
To + 2o 0s
H(s) -
S2 + 2o 0s + o2
(2.1.13)
Table 2.1.2 gives the values of , T, cO and the two poles for each
section.
section ~ To WO poles (rad/s)
~0~~~
1 .08416
2 .08416
3 .31355
4 .31355
5 .76637
-22.93
-22.93
-3.634
-3.634
-.8876
187,371
6,321
126,763
9,343
34,413
-1.577E4 ± j 1.867E5
-5.320E2 ± J 6.299E3
-3.925E4 ± J 1.204E5
-2.930E3 ± j 8.872E3
-2.637E4 ± j 2.211E4
(Table 2.1.2) Parameters for the Analog Filter
Each section is an active filter implemented by using resistors,
capacitors, and an operational amplifier. The circuit diagram for a
single second order section is given in Figure 2.1.4. The measured
values of R1, R2, R3, R4, C1, C 2, C3 are given in Table 2.1.3.
.4
R3
R4
(Figure 2.1.4) Circuit Diagram for a Second Order Section
Table 2.1.3 Parameters for the Five Second Order Sections
section R 1(K) R 2(Kf) R 3(KM) R 4(KM) C1 C2 C3
1 5.11 60.4 10 1.18 301pF 301pF 47pF
2 4.688 52.3 10 1.4 10.lnF 10.lnF 47pF
3 4.5456 14.0 10 2.89 .983nF .983nF 47pF
4 6.0491 19.109 10 2.808 9.91nF 9.91nF 47pF
5 2.543 3.320 10 1.922 10.OnF 10.OnF 47pF
Figure 2.1.5 gives a plot of the system function of the filter measured
on the HP 3562A Spectrum Analyzer.
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2. Attenuator
An attenuator is placed in front of the analog to digital converter
to measure the difference between noise levels with greater resolution
than that of the analog to digital converter (Figure 2.2.1). The method
of adding a variable attenuator for higher resolution allows for the com-
parison of the measurement of a calibrated noise signal with that of the
desired signal. Since the difference between these signals will be
small, a can have a small range. Consider, for example, a range for a of
O<c<.025. In this case, .975 < V/Vi < 1. A multiplying digital-to-
analog converter is used in the implementation of the attenuator. If the
multiplying digital to analog converter has 12 bits of resolution with 12
bits of accuracy, then the error of ±1 LSB will become an error in a of
±.025/2E+12 - ±2E-17.3. This value gives 17 bits of resolution in the
adjustment of V/V i.
With the attenuator set to its mid-value, a measurement is first
made with a necessary N to achieve the desired accuracy (40ppm), using a
calibrated noise source as input signal. Then the desired signal is
measured with this measurement being compared to the first measurement to
determine whether it is larger or smaller. The attenuator is adjusted so
that successive measurements will yield results closer to that of the
calibrated signal. Another measurement is made using a larger value of
N. A comparison is again made. The process continues until the measure-
ment has the same value as that of the calibrated noise signal. The
setting of the attenuator is used to determine the value of the input
signal relative to the calibration signal.
a1
+4
vi - Vo
(Figure 2.2.1) Implementation of Adjustable Attenuator
The circuit design of the attenuator is shown in Figure 2.2.2. The
voltage reference terminal of the digital-to-analog convertor is used as
the input. The digital inputs of the digital-to-analog convertor are
used as the adjustments for the attenuator. The input attenuated by the
multiplying digital-to-analog convertor is subtracted from the original
signal. Thus, we have
V0 - (1-a) Vi (2.2.1)
where a is the multiplying factor of the digital-to-analog convertor.
The value of a is determined by the digital adjustments. If x, xl, ...,
Xll are the digital adjustments of the attenuator, then
11
a - a0 xi2i.
i-O
where a is the maximum multiplying factor.
-+ 
01
The PMI DAC 8221, a 12 bit multiplying digital-to-analog converter
is used. The specifications are shown in Appendix I. The analog
switches in the D/A converter are controlled by the digital inputs. If
the digital input is 0 there is no contribution to the output current;
but if the digital input is 1 then there is a contribution to the output.
The amount of contribution is based on the position of the analog switch
on the resistor ladder network.
Using the Fluke 5200A Programmable AC Calibrator as the input source
and the Fluke 8506A Thermal RMS Digital Multimeter as the measurement
device, the attenuation of the attenuator is measured for for different
digital adjustments. A list of the attenuation values vs adjustment set-
tings for inputs of V and 2V is given in Appendix II.
Using the measured values given in Appendix II, the values of a0,
the maximum value of a, is estimated using least square to be a0 -
.02209. 11 of the 12 bits of the digital-to-analog convertor are used
for the adjustment. The precision is .02209 / 211 1.06x10 5 .
23
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3. Analog to Digital Converter (A/D)
An analog-to-digital converter is characterized by its resolution (N
bits) and its sampling period (T). The A/D converter converts an analog
signal X(t) to a digital signal x(n). This is done by sampling X(t) at
periodic intervals of T. Thus,
x(n) - X'(nT) (2.3.1)
where X'(t) - E X(t) 6(t-nT)
n-o
Therefore,. in an analog-to-digital conversion, a series of numbers (x(n))
is obtained which corresponds to the input signal X(t); each number
represents the amplitude of one of the samples forming the signal X'(t).
In order to carry out the conversion process satisfactorily, it is
necessary to store the analog sample X'(t). The amplitudes of the stored
samples are then converted into digital numbers. The amplitude of a
stored sample can have an infinite number of values, whereas the digital
number can only have discrete values. It is therefore necessary to
replace the exact amplitude of the sample by a whole number of quanta, or
steps such that the resultant value of the amplitude is as close as
possible to that of the actual amplitude. This process is called
quantization. Thus, an A/D converter with a resolution of N bits has a
potential ±1/2 LSB error due to finite number of bits.
The conversion process of the analog-to-digital converter that is
used is called successive approximation. The basic operation of a suc-
cessive approximation A/D converter is shown in Figure 2.3.1. The values
of the various bits of the binary word representing Vx are determined
starting with MSB. Here, Vx is the voltage of X(t) at a certain sampling
time. The following expression of Vx is used :
Vx Vref (2.3.2)
where Vref is the voltage set by the reference.
k ". I cf rtt i*
analog input
(Figure 2.3.1) Operation of a Successive Approximation A/D
Figure 2.3.2 shows the various possible changes of the voltage V of
the D/A converter during a conversion operation for a 3 bit A/D con-
verter.
I t
IRJ
Kef
C 
- V,t
Ill 111
101 101
100 I 100
0 I 01
I 000
(Figure 2.3.2) Possible D/A voltages during a conversion of 3 bits A/D
The range of inputs for the analog-to-digital converter is set to be
-5 volts _ V 5 volts. The shifted or offset binary code is used. This
code is illustrated in equation 2.3.3.
V - (2Vref/2n) (a12n + a22n'2 + ... + a12) - Vref (2.3.3)
The Burr-Brown ADC 80 AG-12 analog-to-digital converter is used in
this project. It has a resolution of 12 bits and a sampling period of T
- 15 rsS. The circuit diagram for the analog-to-digital converter part of
the system is shown in Figure 2.3.3. The specifications for the ADC 80
AG-12 converter is in Appendix III.
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4. Digital Bandpass Filter
The digital filter is used to select the range of frequencies over
which the measurement is made. The bandwidth , B, from 2 kHz to 15 kHz ,
is stable enough, so that during the period of measurement there is no
significant drift. In addition, the gain in the passband does not drift
during this measurement time period. The low drift for these parameters
of the filter is necessary for consistent measurements at different time
periods.
The specifications for the pass band tolerance, stop band tolerance,
and transition region tolerance are given in Figure 2.4.1. The stop band
tolerance 61 is small enough to eliminate the unwanted frequency
components of the stopband. The transition bandwidth of 1 KHz for the
upper pass band is chosen to give a sharp roll off.
IH(f)|
1 
fO fl f2 f3
fo ' 1 KHz f2 15 KHz
fl - 2 KHz f3 - 16 KHz
(Figure 2.4.1) Specifications
61 .01 (-40 dB)
62 .01 (0.0873 dB)
for the Digital Filter
30
9i
-r
An analog low pass filter is designed first. Figure 2.4.2 defines
the low pass filter. Again, Equation 2.1.6 is used to determine p and
fs. Using fL - 2 KHz and fH - 15 KHz, the following values are calcu-
lated :
n0o - -2.231 rad/s 01' - -1 rad/s
2' 1 rad/s 3' - 1.087 rad/s
(2.4.1)
Therefore, 0 - 1 rad/s and Ds - 1.087 rad/s.
H(f)
J %
t
ilf AS
(Figure 2.4.2) Low Pass Filter
First, an analog Chebychev filter is designed. The bilinear trans-
formation is used to transform the analog filter to a digital filter.
The bilinear transformation is given in Equation 2.4.2.
-
2 1 -1
s - ------- (2.4.2)
T 1 + -
Using equation 2.1.3 for the Chebychev filter, the desired filter is
designed by calculating the appropriate parameters. At - 0, Equation
2.1.3
becomes
(1 - 62)2 _ 1 / (1+2). (2.4.3)
Then e - .1425.
At - s, the condition is IH(O) 2 12 , or Vn(xO) (l/e)*(6 °2 - 1)
- 702, where x - s/ p - 1.087. Therefore, it is required to find the
minimum value of n such that Vn(1.08 7) a: 702. The required value is
n-20. Thus the Chebychev filter is of order 20.
The poles of the low pass filter are derived by the use of Equation
2.1.11. Replacing Sr by the expression for s in equation 2.4.2 and
solving for Z yields the poles. After some algebraic manipulations, the
poles are of the form Zr - r + jYr with Xr and Yr given as follows :
1 - ( T/2)[sinh2(v) sin2 (f) + cosh2() cos2()]J
Xr -
[1 - (pT/2) sinh(m) sin(8)]2 + [(pT/2) cosh(v) cos(p)]2
(2.4.4)
2 (PT/2) cosh(v) cos(p)
Yr - ---[1 - (fpT/2) sinh(m) sin(p)]2 + [(pT/2) cosh(v) cos(8)]2
where p is the analog lowpass filter passband frequency (p-1l), -
(2r+1)w/2n, T - 0.1 and r - 0, 1, ... , 2n-1. In addition,
3 3
-eV - 2 +1 (2.4.5)
Notice that X2n-l-r - Xr and Y2n-l-r -' Yr. The zeros of the filter are
all located at z - -1. Thus,
n-1 n-1
H(z) - (+l)n / (z - Zr) - (l+z-l)n / (1 - rzl) (2.4.6)
r-O r-O
The above expression gives the system function for the low pass digital
filter. To transform the lowpass filter to a band pass filter, the
following transformation is used [7]:
z-2 _ (2ak/k+l) z 1 + (k-l/k+l) p(z-l)
z'- ---. (2.4.7)(k-l/k+l) z2 (2ak/k+l) z'l + 1 Q(z-1)
cos[( Wa+wb)/2] fWa-wb Op
where - ----- - k - cot tan -
cos[(wa-wb)/2] 2 2
Op - 2tan-l(OpT/2).;
(a- 2 T ; 2 2f 2
wb ' lT1 ; l1 2rfl ;
T1 1.5 x 10 5.
Since fl - 2 KHz and f2 - 15 KHz then a - .188 and wb -.1.41
Substituting equation 2.4.7 into H(Z) we have
n-i
H(z) - [Q(z' ) P(z-l)]n / [Q(z-1) + rP(zl)] (2.4.8)
r-O
I-5
Solving for the poles and zeros, we have
2n- 1 2n 2n
H(z) - (1 - z-2)n / (1 - Zr'zl) - aiz'i / E biz'i (2.4.9)
r-0 r-0 r-0
where Zr'S are solutions to Q(z 1 ) + zrP(z-l) - 0 and Izrl 1. The
program pole.pas (Appendix IV) calculates the poles zr' - Xr'+jYr'. The
locations of the poles are shown on Table 2.4.1.
To normalize H(z) so that in the pass band there is unity gain, the
system function is multiplied by a factor k.
H(z) - k A(z)/B(z) (2.4.10)
To determine the value of k, w - 0 is substituted in the lowpass filter
system function since IH(ejW) I,.o - 1. The program amp.pas (Appendix V)
takes the lowpass filter poles to calculate the magnitude of the filter
(i.e. the value of l/k) at the desired frequency. The result is k -
5.784 x 10-10.
From the above system function, we have H(z) - Y(z)/X(z). The
system is implemented using second order sections. There are twenty such
sections in this digital filter. Therefore, we have
20
H(z) - k Hr(z) (2.4.12)
r-l
1 + -2
with Hr(z) - -(1- Zrz'l)(1 -Zr*z'l
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where zr ' and Zr'* are a conjugate pole pair.
The output of the system is then
20
Y(z) - k II Hr(z) X(z) (2.4.13)
r-l
Consider the input passing through one of these second order sections.
Then
1 +-2
Yr(Z) Hr(Z)Xr(z) - - 2 (2.4.14)
1 + arz + brz2
with ar - 2-Re(zr) and br - IZrI2. Then
.yn) - x(n) + x(n-2) - aly(n-l) - a2y(n-2). (2.4.15)
There are 2 multiplications and 3 additions for each value of y(n). Con-
sidering the entire system, then there are 20(2)+1 - 41 multiplications
(One for multiplication by k) and 20(3) - 60 additions for each value of
y(n). The program coef.pas (Appendix VI) is used to calculate the
values of ar's and br's for lr<20. The values of the coefficients are
shown on Table 2.4.2.
The program Filter.pas (Appendix VII) implements the digital filter
by taking the outputs of coef.pas to form the 20 second order sections.
The data from the A/D converter are convolved with the impulse response
of each second order section. Thus we have
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yl(n) - x(n) * hl(n)
Y2 (n) - Yl(n) * h2 (n)
Y20(n) - Y19(n) * h20(n)
y(n) - Y20 (n)
The filtered signal can then be squared and averaged, as described in the
next section.
5. Squaring and Averaging
Squaring and averaging are done by the computer. The pogram
Filter.pas also performs the squaring and averaging computations. The
output is
1 N
Sx - - xi2 (2.5.1)
N i-O
The program Filter.pas uses a recursive averaging method. Thus, if Sx(i)
is the spectrum estimation using i data points, then the next spectrum
estimation, Sx(i+l), given xi+ is
Sx(i+l) - [ixSx(i) + xi+l2] / [i+l] (2.5.2)
For every sample point there are 3 multiplications and 1 additions
involved in squaring and averaging. Thus for every sample point the
total number of multiplications is 44 and the total number of additions
is 61.
3q
III SYSTEM ANALYSIS
The operation of the system and the drift error of the system are
considered to determine the effectiveness of the system. The block
diagram with the system functions of the various components of the system
is given in Figure 3.0.1.
X(t) pre- SQ +
am lifier Ha(s) A/D H(z) AVG
analog digital
filter filter
(Figure 3.0.1) Block Diagram of System with System Functions
L
1. Operation of System
Figure 3.0.1 is used to analyze the operation of the system. First,
the measurement method is described. The procedures for measurement is
as follows:
a. One of the two signals (the calibrated signal) is first measured
with the attenuator at the middle adjustment setting (i.e. 100000000000).
This setting corresponds to a - .0110. The necessary number of sample
points is taken to achieve the desired precision (N - 1.29 x 109 for
4OPPM precision)'.
b. The second signal is then measured with the first bit of the
attenuator set to one (i.e. 100000000000) using N- 1.29 x 10. The
measurement for this output is compared with the measurement of the
output for the calibrated signal. If the second measurement is greater
than the first measurement, the first bit is changed back to zero; other-
wise the first bit remains one.
c. The second bit is set to one with another measurement taken. The
same procedure as in step b is repeated.
d. This procedure is repeated until the first 11 bi.ts of the attenuator
setting has been adjusted.
At the end of the measurements, there are two attenuator setting,
one for each signal. These two settings can be used to determine the
spectrum of the signal relative to the first.
From Figure 3.0.1 , the spectral estimation is
2 N r 2
Sx(f) - -0 Z x(i)h(n-i) (3.1.1)
with x(n) -I X()ha(t-T)dt
~~J ~t-nT
where ha(t) is the analog filter impulse response, h(n) is the digital
filter impulse response, and 8-1-a for the attenuator.
For the two signals, we have
S1' (f) -. E I Xl(i)h(n-i) - 12S1(f) (3.1.2)
N n-0 i
S2 2(f) --- I i X2 (i)h(n-i) 2 2 S2 (f)
N n-Ok i
where Sl(f) and S2(f) are the actual spectrum levels, and Sl'(f) and
S2 '(f) are the measured spectrum level. But the attenuator is adjusted
so that S1 '(f) - S2 '(f); call this Sx(f). After some manipulation, we
have
S2(f) - Sl(f) - Sx(f) (3.1.3)
o12
or S2(f) - - Sl( f)
$2 2
Thus, the difference of the spectrum level between the two signal can be
computed. Since Sl(f) is a calibrated signal, with precision of about
40PPM, S2(f) can be calculated to 4OPPM if the necessary number of sample
points are taken so that Sx(f) is measured to 40PPM precision. Since for
the attenuator, the maximum value of , ao, is .02209, the difference of
the spectral level between the two signals must not exceed -1.1% of
either signal.
In the above analysis the error of the system has not been taken
into account. A detailed analysis of the error in the system is given as
follows.
2. System Drift Error Analysis
In order to analyze the drift error in the system, the drift error
of the individual components of the system is analyzed at the various
stages of the system. There are several possible sources of drift error
including outside noise, error from the analog filter, error from the
attenuator, error from the A/D converter, and error from the digital
filter. This error analysis will be used to analyze the performance of
-the system. For each component, the drift error is modelled as an error
signal with mean of zero and a variance which characterizes how much
drift is associated with that component. At the output of the digital
filter the 'variance of the drift error is compared with the variance of
the desired output to evaluate the performance of the system.
a. Outside Noise
All outside noise are taken into account at the input of the analog
filter (at the input to the system). Although there are outside noise
contributions at different stages of the system, they are dealt with as
if coming from the input to the system. However, since the statistics of
the outside noise does not change, there is no contribution to the drift
error.
b. Analog Band Pass Filter
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The analog filter error is modeled as a perturbation in the gain of
the actual filter. Thus, the system function of the analog filter is
HaTOT(S) - ka[Ha(s)] + ka° [Ha(s)] (3.2.1)
where ka - .19566 from measurements of the analog filter in Appendix X,
and I[Ha(S)]J - 1.
Figure 3.2.1 shows the block diagram.
X(t) Y't)
(Figure 3.2.1) Analog Filter with Drift Error Consideration
In the figure, the input signal is a preamplified white noise with a
spectrum level of W0.
c. Attenuator
The attenuator drift error is modeled as follows:
(3.2.2)PTOT '- + n(t)
where - 1 - a.
Figure 3.2.2 shows the attenuator using this model.
n 1 ()
Y'(t) Z'(t)
(Figure 3.2.2) Attenuator with Drift Error
d. Analog-to-Digital Converter
The A/D converter drift error is modeled in a similar way to the
modeling of the attenuator.
z'(t) ---- > z'(n) + n2(n)
Figure 3.2.3 shows the A/D converter with the error.
n2(Z',n)
a'(n)
(Figure 3.2.3) A/D Converter with Error
(Lib
(3.2.3)
e. Digital Band Pass Filter
Since the digital filter is implemented as an algorithm on the
computer, there is no drift error associated with this part of the
system.
Figure 32.3 shows the block diagram.
b'(n)
(Figure-3.2.3) Digital Filter Block Diagram
Let b'(n) be the output of the digital filter containing the drift error
with b(n) as the output without the error and e(n) the error signal. In
other words b'(n) - b(n) + e(n).
Var[e(n)]
The ratio is used to determine the drift of the system.
Var[b(p)]
After manipulation, we have
Var[e(n)] f h '2 (t)dt a12 + a 2
eC2 _ +
Var[b(n)] f ha2(t)dt WOO 2 ha2(t)dt
1
(3.2.6)
a'(n) H(z)
where I ha'2 (t) dt / I ha2 (t) dt m ka'2/ka2
I ha2 (t) dt 1.53 x 103
2 1
and W0 is the spectrum level of the input preamplified white noise
signal with a value of = 1 V2/Hz.
The values of ka'2/ka2, ao2, and 022, the mean square drift errors
for the analog filter, the attenuator and the A/D converter, have to be
determined.
a. Drift Error (Individual Sections)
To evaluate the drift error, the variance of e4 (equation 3.2.13) is
used. However, to evaluate e'2 the the mean square drift for the indi-
vidual components of the system has to be estimated. The drift error
associated with the different parts of the system is evaluated.
1. Analog Filter
The drift of the amplitude of the analog filter in time is tested by
providing an input with an rms value of volt. The amplitude of the
filter can then be calculated using the measured output. The Fluke 5200A
Programmable AC Calibrator provides the 1 volt input to the filter. The
output of the filter at several pass band frequencies are measured
through a period of time (in this case approximately 2 months). The'
chosen frequencies are 1 KHz, 2 KHz, 6 KHz, 20 KHz, and 30 KHz. The
measured data are shown in Appendix X.
From the data the average.drift error can be extracted. For four
days the average measured drift are .000248, .000030, .000020, .000050,
and .000132 for the respective frequencies mentioned above. These values
are used to estimate the average drift for a day in the pass band fre-
quencies. The pass band frequency range is partitioned into five
regions. A drift error is allocated to each region. .Table 3.2.1 shows
the partitioning and the allocation.
Table 3.2.1 Partitioning of Pass Band Frequencies with Appropriate Error
Allocation
1KHz - 1.5KHz 1.5KHz - 4KHz 4KHz - 13KHz 13KHz - 25KHz 25KHz - 30KHz
.000248 .000030 .000020 .000050 .000132
However, since the digital filter has a passband from 2KHz to 15KHz,
only the drift in this passband has to be considered. Thus, the
partition becomes
Table 3.2.2 Partitioning of Pass Band Frequencies with Modification by
Digital Filter
2KHz to 4KHz
.000030
4KHz to 13KHz
.000020
13KHz'to 15KHz
.000050
The average drift for a day is then calculated.
_
average drift -
2(.000030)+9(.000020)+2(.000050)
13
- 2.615 x 10-5.
Thus, in the model
Since ka - .19566, then
(ka + ka') [Ha(s)], we have ka ' - 2.615 x 10-5
ka'/ka - 1.34 x 10 4 .
2. Attenuator
The drift in time of the attenuator is measured also using the Fluke
52004 Programmable AC Calibrator as the input and the Fluke 8506A Thermal
RMS' Digital Multimeter as the measurement device. Measurements are taken
over a two week period to determine the amount of drift of the
attenuator. The results are shown in Appendix XI. From the data it is
seen that the drift over four days is less than 10-5 V2 (worst case
error). Thus, Var[nl(t)] - a12 - (10-5)2 V2.
3. Analog-to-Digital Converter
The drift of the A/D converter is measured by sending an 1V DC input
to the A/D converter to measure the corresponding output over a period of
several weeks. The Lambda power supply provides the 1V input. The
output is read off the LED's. Appendix XII gives the input and output
values over the several weeks of measurements. From the data the drift
error is estimated to be approximately 1.59 x 10' 3 V2 in four days.
Therefore, Var[n2 (n)]
- (1.59 x 10-352
b. Drift Error (Entire System)
Using
ka'2/ka2 - (1.34 x 10-4)2,
a12 _ (10-5)2,
and a22 (1.59 x 10-3)2
for the parameters in equation 3.2.6, the value of e 2 is evaluated.
Thus, 2 = 1.80 x 10-8 + 6.54 x 10-14 + 1.65 x 10-9 = 1.97 x 10'8
and ' = 1.40 x 10-4 .
The amount of drift for this system in four days is thus
approximate-ly 140PPM. The number of sample points that can be used
during this limited time is determined.
To determine the precision achieved through squaring and averaging,
equation 2.5.2 is used. This is shown below.
Var[S x ] 2
2 ___ - - (3.2.7)
E2 [Sx] N
The constraint is that the measurements should be taken in four days
so the system drift does not exceed 140PPM. Since 12 measurements are
needed, one for the calibrated signal and 11 for the unknown signal, 8
hours are used for each measurement. In section 2.4 the number of multi-
plications and additions that is needed by the digital filter, and squar-
squaring and averaging was determined. For each sample point 101
mathematical operations (multiplications and additions) are required.
Using the IBM p.c. that runs at about 105 operations per second, the time
needed for 101 operations is 1.01 x 10 '3 seconds. In addition, the A/D
converter samples at T - 15 S. The total amount of time needed for each
point is thus 1.025 x 10-3 seconds. In 8 hours the number of points that
can be sampled and computed is 2.81 x 107. Using equation 3.2.7, then
Var[Sx] 2
- - - 7.12 x 108
E2 [SX] N
This gives an accuracy of 2.67 x 10'4. Since this value is greater
than the drift error for one day, this error dominates. Thus the
accuracy achieved is approximately 267PPM.
IV MEASUREMENT OF AC SIGNAL
The measurements of an AC signal through a period of several weeks
are used to determine the drift in time of the measurement system as
given in Figure 2.0.1. The Fluke 5200A Programmable AC Calibrator pro-
vides the 10V rms signal at 6KHz. The attenuator is set at 1-a/2 -
.98847. The output of the A/D converter is fed into the P.C. The
Metrobyte PDMA-16 card is used to ollect the data for the system. The
resulting measurement is the rms voltage of the input signal with the
appropriate attenuations by the attenuator and the filters. Measurements
are taken every seven days to measure the drift of the system.
Table 4.0.1 shows the measurement results. Each trial measurement
takes N - 107 samples and requires about 3 hours of computation.
Table 4.0.1 Output of Measurement System for 10V rms input at 6KHz
Date Measurement (V)
9/ 8/89 1.91488
9/15/89 1.91581
9/22/89 1.91644
9/29/89 1.91743
10/ 6/89 1.91852
From the above information, the drift of the system in 7 days is 
10 '3 V. Normalizing the result, we have a drift of = 5 x 10- 4 or 50OPPM
in 7 days.
V RESULTS AND DISCUSSION
The system uses digital signal processing to estimate the spectrum
of a preamplified white noise signal. The spectrum of the signal under
consideration is compared with that of the calibrated signal. Thus, only
the drift of the system in time has to be considered. Since the digital
filter and the squaring and averaging is implemented in a computer
program, there is no drift error associated with them. The greatest
amount of drift error comes from the analog filter. This drift error,
from the drift of the passband gain of the analog filter, is reduced by
the digital filter since the digital filter has a narrower passband than
the analog filter. The total drift error per day of the system is about
40PPM. Furthermore, the processor for the computation limits the preci-
sion because the more accurate the result, the more sample point, and
thus the more time, is required. A measurement of the difference between
the spectrum level of the two signals using this system achieves a preci-
sion of 220PPM when a preamplified white noise signal of approximately
1V2/Hz is used.
With a drift of 40PPM in one day, the system can thus achieve a pre-
cision of 200PPM using a processor that computes at about 105 operations
per second. However, the precision can be improved with processors that
compute at faster rates. To achieve the 40PPM precision, a processor
that computes at a rate of 5.5.X 106 operations per second is required
since the amount of time used for each sample point is 101 x (5.5 x
106)-1 + 1.5 x 10-5 - 3.35 x 10-5 seconds, and the number of sample
points in a 12 hour interval is 1.29 x 109. This gives the 40PPM preci-
sion.
A second way to improve the system is to decrease the order of the
digital filter. By decreasing the order of the digital filter, less com-
putations are required for each sample point. Thus, if the digital
filter were to be decreased to a fifth order filter, the number of com-
putation for each sample point would be decreased by a factor of 4, to
about 25 operations. The same processor can accept 4 times as many point
for computation in the same duration of time. Then the precision will
improve by a factor of two. However, by doing this, the transition
region will be wider resulting in more drift in the transition region.
Since most of the drift comes error from the analog filter, this
part of the system can be improved so the drift error decreases. One way
of decreasing the drift is to reduce the order of the filter. By reduc-
ing the order of the filter, fewer circuit components are needed. With
less components the analog filter drifts less. However, the tradeoff is
that the transition region is wider resulting in more aliasing when samp-
ling.
In order to measure the noise signal to 40PPM the signal must not
drift more than 40PPM. If the signal drifts more than 40PPM, then the
measurement to 40PPM is not a significant value. In that case, the
measurement is limited by the drift of the signal.
Even more important, the calibrated noise signal must not drift more
than 40PPM since this signal is used as the standard for comparison. In
addition, the spectrum level of this calibrated noise signal must be
known to 40PPM. Thus, the precsion of the measurement depends heavily on
the precision of this calibrated signal.
In the progress of doing the thesis project, a certain amount of
time was devoted to the debugging of the Pascal programs used to imple-
ment the digital filter. Several obstacles were encountered. There
were, at first, several logical errors in the programs producing
erroneous output calculations. Because the compilation of these programs
took much time, a significant amount of time was required to correct
these errors. Another task was to create data files for which the pro-
grams can insert and retrieve data. The "reset" and "rewrite" commands
were used to open the files for the input and output of data respec-
tively. The corresponding commands used to input and output data were
"read" and "write" respectively.
In working with the A/D converter there was, at first, problem with
grounding. I was not certain how to connect the analog ground and
digital ground to assure that the A/D converter operate correctly.
Eventually, I found out that the analog ground and the digital ground
should be connected to a single point on the board.
Data acquisition of the A/D converter output using the PDMA-16
acquisition board was a task that took a significant amount of time.
First, there was the need to write some software so that the acquisition
board can collect data at 67 KHz. In addition, since the IBM P.C. does
not have enough memory to collect the required amount of data in a single
batch, the collection of data was divided into several batches. The com-
putations (filtering, squaring and averaging) took place after each
batch.
White noise measurements were not made; only measurements of AC
signals were made to test the measurement system for drift error. The
components of system are ready to measure white noise. However, the
system as a whole requires some interfacing for noise measurement. There
may be significant amount of aliasing since the sampling rate of the A/D
converter at 67 KHz is very close to the Nyquist rate of 60 KHz.
However, since one signal is compared against another, this is not a
problem. In addition, there may be some problem with data acquisition.
Furthermore, since the acquisition board uses Basic for data acquisition
and the digital filter is written in Pascal, there is a need to create
compatible data files.
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MULTIPLYING CMOS D/A CONVERTER
PRELIMINARY
d 2-Bit DACs on One Chip
h a Nanow O.3 24-Pin DIP
Load of All 12 BIts for HIgh Data Throughput
L d"-.., . for Both DACs
>t Linearity (±1/2 LSB) Over Temperature
1+Y sing Supply Operation
i ied to 1%
jdrnlt Multplicaon
E_ SD Resistance
Test Equipment
hrmrb InstrumentaUton Equipment
b Gain/Attenuation ContrtI
.dbta Battey-OPerated Equipment
1JNG INFORMATIONt
PACKAGE
GCt.N MILiTARY' INOUTRIAL COMMERCIAL
iT ERROR TEMPERATuRE TEMPERATURE TEMPERATuRE
P .SY -S5C to*-12S'C -40'C o U'C O'C to *?O'C
1141aetsv)
5 2 DAC827AW DOAC8221EW CAC822IGP
s ^  LSS - DAC82221FW DAC8221HP
:4LSS _ - OAC8221HPC
St II :4 LS
Ws irocesed .n total comPrlance to MIL-STO- 883. ad .883 after
-o r Cortfsut lactorv for 883 oata st eet
,sVa&uao on comrcal an ,rntustral tiereataue range parts n
= ., &Ov. an TO-can packages For oro.rg nlormaiton. wee 198
e. Sction 2t i.Iry an D bun-'nr normaollon on SO and PCC packages.
m t ocai saies office
A common 12-bit (TTUCMOS compatible) input port is used to
load a 12-bit-wide word into either of the two DACs. This port.
whose data loading is similar to that of a RAM's write cycle.
interfaces directly with most 12-bit and 16-bit bus systems. With
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RAL DESCRIPTION
WaC-8221 combines two identical 12-bit multiplying. digital-
Nllog converters Into a single CMOS chip. This device is
iwlny similar to DAC-8212 with Improved microprocessor
t!lming and Is packaged In a narrow 0.300" DIP Mono-
1 onstructon offers excellent DAC-to-DAC matching and
eg over the full operating temperature range. The DAC-
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0ftod oxide-isolated. silicon-gate. CMOS process. PMI's
ad latch-up resistant design eliminates the need for
Wt protective Schottky diodes.
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(TA 251C. unless otherwise noted.) Storage Temperature .. .................. 65c 
VDD tO AGND ................................... 0V. + 17V Lead Temperaure (Soldering. 60 ec) t ° .UV00tOAGNO.~~~~~~v i-17v ~~ Lead TemperaturO (Soldering. 60 sc) . ..VOD to DGND .................. 0U...1.7V..........0ON. *+-17VCAUTION: AGN to DGND ...........- ................... . V -0 DV i o not apply voltages higher lthan VOo r ess Ian -,
AGND to DGND ............ ............ . l3V, VDD -0.3V terminal except VEF and RFi
Digital Input Voltage to DGND .............- 0.3V. VOD +0.3 2 Thedgtacontroilnpulsarezenet-pooteceJo no e
IouTA. IOUTB to AGND ................ .... -0.3V. VD 03 0 ayoccur onunproteced nlSIromh igll.1 1eey e.Ctl 1 S
VREFA. VEF8 to AGNDVE .............................. ±25V , s in conducive otam ail Imesn unreleacy to %tt1
VRFA, VRF8 to AGND ............................. _. t25V 3 C)o not nsn tfhS aevce nto Powered sockets. el onsenion or removal
Power Dissipation (Any Package) to +75'C ......... 450mW 4 Use proper ant-static handlng procedures
Derate Above +75C by ........................ 6mnW/C 5 stresses abovethosa sted under Absolute amum R
Operating Temperature Range permanent danmage to the device This Sa stress rating ofy a
m
-l ow-
AW Version ...........................- 55°C to + 125°C opefaton at or above ths Specifcaton ,s not ,mpi,4 Exiup..maximum ratng cond,tions for extended periods may a~t
EW. FW Versions ........................ -40°C to +85°C r t ,a=lty Y 6
GP HP. HPC Versions ..................... 0C to -70°C eibl
ELECTRICAL tCHARACTERISTICS at VDD = +5V or + 15V. VREFA = VREFB = 10V. VouTA = VOuTB = OV; AGND = DGNO /"
TA = -55°C to +125°C apply for DAC-8221AW; TA = -40°C o +85°C apply for DAC-8221EW/FW; TA = 0°C to & 70C i 1
DAC-8221GP/HP/HPC. unless otherwise noted. Specifications apply for DAC A and DAC B. -
DAC-8221
PARAMETER SYMBOL CONDITIONS MIN TYP MAX 
STATIC ACCURACY Specilcalions apply tO bOth DAC A and OAC B 
Resoluton N 12 -
DAC.6221AEJG ~~ ~~ ~~- -- : 1/2Relatve Accuracy INL Endpoint Lnearty Error DAC-822,EiG - tDAC-8221 F, K~-
. .
ODliferential Nonlinearity DNL All Grades are Monolonic - - : 
TA =-25-C DAC-8221A/EG :2
Full Scale Gain Error DAC-8221 F H - :4
(Note 1) GsDAC-8221AE. G -TA = Full Temrnp Range DAC-822F.H - *.
Gan Temperature
Coer.,Cent TCGFs (Notes 2 7) - :2 :5
.Gain 5Temperature
Outpu: Leakage Current
IOUTA (Pin 2).
lOT8 (Pn 24)
All Digital Inputs 
0LK 000 000 0000
TA = -25'C
TA = Full TemD Range
-:I
- : :50 --
_ - -:oo -
'_1 .
Inul Resstance R 5 S i 5(V~Ar. VmFB)
(VmrfA"VrB VA-- :02 2 1
(input Res-stance MaICfil .I B '
DIGITAL INPUTS
V 0o= -5V 24 -
Digital Input Hgn V V = - SV 135 -
VCoo 15 tV 13 
Vo= oSv - - . S
Dgital Input Low Vv1 V - .-.Voo =-15 is -- 
Vl = OV or VOO TA = -25'C - -0 001 :1 Input Current ~Input Current ~ li and V.i Or Viy TA = Full Temp Range - - :10 ,
input Capacitance DBO-0811 -10l~ cmNole 21 CA/AC - - S(Note 2 WR CS. A - ADAC 
-- I
.Jim
i!4 E-
I1*1,j.it: I
11-14 9/87, Rev. A :.r,
I
0AC-8221 DUAL 12-BIT BUFFERED MUTIPLYING CMOS D/A CONVERTER - PRELIMINARY
CRICAL CHARACTERISTICS at VDD = +5V or + 15V. VREFA = VREFB = + 10V. VOUTA = VOUTB = OV: AGND = DGND = OV;r .125°C apply for DAC-8221AW: TA = -40°C to +85'C apply for DAC-8221EW/FW; TA OC to 70C apply for
4z1GioHRHPC. unless otherwise noted. Specificatons apply for DAC A and DAC B. (Continued)
DAC-8221
SYMOL CONDITIONS IN TYP MAX UNITS
All Dg9tal Inputs V&. or Vm 
- - 2 mA
I10ll to All Dgital Inputs OV or V00D - 10 100 pA
PSRRA .Voo = 5% 
- - 0.002
ifIuIC E CHARACTERISTICS
°O f o TA = 25'C 
- - 300 nS
.S Tme t, TA = 25'C 
- -
CourA DAC Latches Loaded 
- - 90
COUT
i CAWAc" COUTA
COUTS
wth 0000 00 0000
DAC Latches Loaded
wih 1111 1111 1111
VRE;A tO IOUTA. VREA = 20V.
wl of PT f I 100kHz. T = -25'C
mill'
VFTu to louT. VrEFB = 20V,.
FT* f 100klH:; TA .25'C
JitG CIAACTERISTICS
r.fV)
10 
-- - 120 pF U-90 U
- - -70 0
-.
as <
- - -70 Z
<
-OtO +SVW
- 0 TO -l1'C
VOO-+ 15W
i1r Ji 
-2SC (NoteS) -SS TO 12S'C ALLTEMPS
3-W 10 tc
s 140 150 170 90 ns MIN5 4J* Tme
Te Tam0 150 190 0 ns MIN
-p tO t O O n sMlN
1 170 0 1890 90 ns MIN
AI "0 0 0 0 ns MIN
.e*,wh Iwo 120 150 170 90 ns MIN
,.'a ~sng nternol RfA And i PiB Both DAC 0dgital nputs 
.. t 111
,rlearid not tested
i'-ig 9iaram.
o ii 4,9lll nput to 90b Of final Analog output current. VpEFlA 
J * · 1ov. OUT A. OUT B lo = - 10011. ClxT - 13pF
6
0
L7
.1
U
S WR. CS -=0V. DB0-DB =0VtoV O Voc to OV
6 Setllng me ,s measused from 50% of the dgr!:l .nut change to where tne
output voltage settles wthn 1/2 LSB of full scate
7 Gcln TC s measured from -25'C to T, or from 2C to TA
S. These lmrts apply for the commercial and Ino.stral 9grae products
11-145 9/87, Rev. At11 4S 9/87, Rev. A
APPENDIX II
Output for various attanuator settings with inputs of 1V and 2V
attenuator setting iV 2V
000000000001 .99959 1.99916
000000000010 .99958 1.99914
000000000100 .99957 1.99914
000000001000 .99955 1.99910
000000010000 .99951 1.99901
000000100000 .99942 1.99884
000001000000 .99925 1.99850
000010000000 .99891 1.99780
000100000000 .99821 1.99642
001000000000 .99683 1.99366
010000000000 .99407 1.98813
100000000000 .98855 1.97709
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BURR-BROWNO ADC8Oi
B N E~~*ADC80
. .
General Purpose
ANALOG-TO-DIGITAL CONVERTER
. l 
FEATURES '
· INDUSTRY-STANDARD 12-811
* LOW COST
* i0.012% UNEARITY
* 25is MAX CONVERSION Ti
-. 12V r ±15V OPERATION
* NO MISSING CODES -25 r
o HERMETIC 32-PIN PACKAGE
· PARALLEL AND SERIAL OUTI
* 595mW MAX OISSIPATIO.
DESCRIPTION.--
The ADCSa ii .2-bit:-uc
analos-to-diital converter. u
-^. -..* .. forfaster conversion speed with reduced resolution.
and an external clock may be used to synchronize
TAC JC the converter to the system clock or to obtain higher-
speed operation.
.. Data is available in parallel and serial form with
"If ;corresponding clock and status signals. All digital
input and output 'signils are TTL/LSTTL-compa-
....- - .- --- tible. with interna; pull-up resistors included on all
lO +5'C digital inputs to eliminate the need for external pull-
up resistors on digital inputs not requiring connec-
PUTS - tion. The ADC80 operates equally well with either
±1SV or ±12V analog power supplies, and also
-. - requires use of a +V logic power supply. However.
.... unlike many ADCO-type products, a +5V analog
power supply is noe required. It is packaged in a
hermetic 32-pin side-brzed cermic dual-in-line
cessive-approximatiinD pactka
itilizini state-of-the-art
CMOS and laser-trimmed bipolar die custom designed
for freedom from latch-up and. optimum AC per-
formance. t is complete with a comparator, a
monolithic 12-bit DAC which includes a 6.3V refer-
ence laser-trimmed for minimum temperature coeffl-
cient, and a CMOS logic chip containing the succes-
sive approximation register (SAR), clock, and all
other associated logic functions.
Internal scaling resistors are provided for the selection
of analog input signal ranges of ±2.SV, :SV, :tO10V,
O to +SV, or O to + 1OV. Gain and offset errors may
be externally trimmed to zero, enabling initial end-
point accuracies of better than .0.129% (±F112LSB).
The maximum conversion time of 25ps makes the
ADC80 ideal for a wide range of 12-bit applications
requiring system throughput sampling rate up to
4OkHz. In addition, the ADC80 may be short-cycled
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CONNECTION DIAGRAM
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,PECIFICATIONS '.
. .URITY ERROR
'lncrily error is defined as the deviation of actual code
:transition values from the ideal transition values. Under
· ib' definition of linearity (sometimes referred to as F
-igegral linearity), ideal transition values lie on. a line
drawn through zero (or minus full scale for bipolar < con. on Error
,pration) and plus full scale, providing a sign'ficantly 8 r S. 
better definition of converter accuracy than the best- F t, me 
sruaiht-line-fit definition of linearity employed by some I
mlnufacturers. FF 
thezero or minus full-scale value is located at an analog! al t ue 1 B h t e t'hIv " _ '! c
I
I
(FM r to FF l:.. T e plus full-coale al is located ( ' ,s
a analog value 3/2LSB beyond the lst code trasition S C "toValu : m .
IW*'.' to 000) Se Fre'l wh'h illustrates these .. .
relationships. A linearity specification which guarantees
:It2LSB aximum linearity error assures the user that FIGURE ADC80 ransfer Characteristic
so code transition will differ from the ideal transition Trminolo.
,alue by mor Ithan-II/2LSB.- - '
Tutcr n n fr a .nswn o 4o, t .. , . .Iq . I7a7 Y. .o.or .U._ 
ild with a full-scale range (or'span) of 20V (IOV and the ±l/2LSB linearity specification guarantees that
operation), the minus full-scale value of -10V is 2.44mV no actual transition will vary from the ideal by more
below the first code transition (FFF# to FFEN at than 2.44mV. The LSB weights, transition values, and
.-9.99756V) and the plus full-scale value of +O0V is code definitions for each possible ADC80 analog input
7.32mV above the last code transition (001 to 000 at signal range are described in Table .
ITABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.
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CODE WIDTH (QUANTUM)
Code width (or quantum) is defined as the range of
analog input values for which a given output code will
occur. The ideal code width is ILSB, which for 12-bit
operation with a 20V span is equal to 4.88mV. Refer to
Table I for LSB values for other ADC80 input ranges.
DIFFERENTIAL LINEARITY ERROR AND NO
MISSING CODES
Differential linearity error is the difference between an
ideal I LSB code idth (quantum) and the actual code
width. -A specification which guarantees no missing
codes requires that every code combination appear in a
monotonically increasing sequence as the analog input is
increased throughout the range, requiring that every
input quantum must have a finite width. If an input
quantum has a value of zero (a differential linearity error
of-I LSB), a missing-code will occur but the converter
may still be monotonic. Thus, no missing codes represent
a more stringent definition of performance than does
monotonicity. ADC80 is guaranteed to have no missing
codes to 12-bit resolution over its full specification
temperature range.
QUANTIZATION UNCERTAINTY
Analog-to-digital converters have an inherent quantiza-
tion error of ±l/2LSB. This error is a fundamental
property of the quantization process and cannot be
eliminated.
UNIPOLAR OFFSET ERROR
An ADaC8 connected for unpolar operation has an
analog inprt. range of.OV,to plus_l scale. The firsti output code transit; . should occur it an anlog input
value 1 2LSB abo e OV. iJnipolar offset error is defined
at the deviation of the actual transition value from the
ideal value. and is applicable only to converters operting
in the unipolar mode.
BIPOLAR OFFSET'ERROR ':' ' '. : '
AID converter specifications have historically defined
bipolar offset at the linrst transition value above the
minus full-scale value. The ADC80 follows this conven-
tion. Thus. bipolar offset error for the ADC80 is defined
as the deviation of the actual transition value from the
ideal transition value located I/2LSB above minus full
scale . . . - * -
I.N ERROR 
The last output code transition (OO6 to 000oo occurs for
an analog input value 3/2LSB below the nominal plus
futll-cak value. Gain error is the deviation of the actual
analog value at the last transition poinit from the ideal
value.
ACCURACY DRIFT VS TEMPERATURE " 
The temperature coefficiens for gain. unipolar offset,
and bipolar ffmt sipecify the maximum change from the
actual 2SaC value to the value at the extremes of the
Specification temperature range. The temperature
cient applies independently to the two halves o
temperature range above and below +2.5C." ' 
POWER SUPPLY SENSiTIVITY .
Electrical specifications for the ADC80 uasue
application of the rated power supply voltage of
and t12V or ISV. The major effect of po *:
voltage deviatioris from the rated values will ei j
change in the plus full-scale value. This chag
course, ricsults in proportional change n, all 
transition valua-(i:., a gain error). The specific
describes the maximum change in the' plus uli
value from the initial value for independent changsi
each power supply voltage... - .. .
TllMNG CONSIDERATIONS - ;
Timing relationships of the ADC80 are shown in
2. It should be noted that although the convert coS'
pulse width must be betwten lOOns and 
2
s to obti]t
specified conversion time with internal clock, the AD,
will accept longer convert commands with no f's:
accuracy, assuming that the analog input signal i
conr -I "
Clocn -4 k t '-,
Stau · ' 
1~~~~~~~~~~~~~~~~.an t
I1
tw14s
to,
Nomarll cloc p-o#
tominl CoC pulse Wm
Satusa e ftr conven comnd
.. Al bf l t fdy trom conv~ cornmnf
Data valid Unme Irom ClkL puIe hgh
-_ FIGURE 2. ADC80 Timing Diagram'(no minal t
at +2?5C with internal clock)., ; : .
In this situation, the actual indicated conversion '
(during which status is high) for 12-bit operation il
equal to approximately lps less than the sum.ot
factory-set conversion time and the length of the cil i
command. The code returned by the converter at1
-of the convenrion will accurately represent the 
input to the converter at the time the status returns 
9 -
b +
- -II
1
i~~~~~~~~---- -
I
In addition. although the initial state of the
will be indeterminate hen power is first
is designed to time-out and be ready to accept
command within approximately 25Ss after
provided that either an external clock source
or the internal clock is not inhibited.
nversion. the decision as to the proper state of
it 'n is made on the rising edge of clock pulse
hus, a complete conversion requires 13 clock
h the status output dropping froni logic -' to
shortly ifter the rising edge of the 13th clock
with valid output data ready to be read at that
;w conversion may not be initiated until 50ns
all of the last clock pulse (pulse .!3 for 12-bit
I convert commands applied during conversion
ored.
ON OF DIGITAL CODES
plmrlel Data
Three binary codes are available on the ADC80 parallel
oltput: all three are complementary codes. meaning that
logic 'O" is true. The available codes are complementary
.' straight binary (CSB) for unipolar input signal ranges.
and complementary offset binary (COB) and comple-
mentary two's complement (CTC) for bipolar input
[ signal ranges. CTC coding is obtained by complementing
r- bit I (the MSB) of the COB code; the complement of bit
, I is available on pin S.
- 'ral d Data
'wo (complementary) straight binary codes arm available
en the serial output of the ADC8: as in the parallel
ease, they are CSB and COB. The serial data is available
only during conversion and appears with the most
.'signiicant bit (MSB) occurring first. The serial data is
lynchronois with the intental clock as shown in the
aiming diagram of Fiure 2. The LSB and iransitio
values of Table I also apply to the serial data output,
except that the CTC code is not available. All clock
' pul.s available from the ADC80 have equal pulse
widths to facilitate transfer of the serial data into
c;ternal logic devices without external shaping.
'LAYOUT AND OPERATING
INSTRUCTIONS
LAYOUT PRECAUTIONS
Analog and digital commons are not connected together
! internally in the ADC80 but should be connected
-toether as close to the unit as possible, preferably to an
analog common pound plane beneath the converter. If
. these common lines must be run separately, use wide
, conductor pattern and a 0.01 F to 0.1#&F nonpolarized
bypass capacitor between analog and digital commons at
' the unit. Low impedance analog and digital common
et murns are essntial for low noise performance. Coupling
.5 between analog input lines and digital lines should be
4Linimized by careful layout. For instance, if the lines
must cross. they should do so at right angles. Parallel
analog and digital lines should be separated from each
other by a pattern connected to common. If external
gain and offset potentiometers are used, the poten-
tiometers and associated resistors should be located as
close to the ADC80 as possible.
POWER SUPPLY DECOUPLING
The power supplies should be bypassed with IpF to lOaF
tantalum bypass capacitors located close to the converter
to' obtain noise-free. opetion: Noise on the power
supply lines can degrade the conventer's performance.
Noise and spikes from a switching power supply are
especially troublesome. 
ANALOG SIGNAL SOURCE IMPEDANCE
Th. ciennl cnsr c. nlvine the nalno ;n-,sl csnarl A
o· le- -W- -- r-rvJ3-:w :--- -· r-- -W-83 10
the ADC80 will be driving into a nominal DC input
impedance of 2.skfl to 10kf depending upon the range
selected. However, the output impedance of the driving
sorc sr.ui e ver tow _ue as tnuptmeasource should be very low, such as the output impedance
provided by a wideband fast-settling operational ampli-
fier. Transients in AID input current are caused by the
changes in output current of the internal 0 A convener
as it tests the various bits. The output voltage of the
driving source must remain constant while furnishing
these fast current changes. If the application requires a
sample/hold select a samplelhold with sufficient band-
width to preserve the accuracy or use a separate wideband
buffer amplifier to lower the output impedance.
INPUT SCALING
The ADCO0 offers five standard input ranges: OV to
+SV, OV to +IOV, f2.SV, ±SV. and 0lOV. The input
range should be scaled as close to the maximum input
signal range as possible in order to utilize the maimum
signal resolution of the converter. Select he appropriate
input range as indicated by Table II. The input circuit
architecture is illustrated in Figure 3. External padding
resistors can be added to modify the factoiy-set iniput
ranges (such as addition of a small external input resistor
to change the IOV range to a 10.24V range). Alternatively,
the gain range of the converter may easily be increased a
small amount by use of a low temperature coefficient
potentiometer in series with the analog input signal or by
decreasing the value of the gain adjust series resistor in
Figure .
TABLE II. ADC80 Input Scaling Connections.
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FIGURE 3. ADC80 Input Scaling Circuit.
CALIBRATION
Optional External Gain And Offset Adjustments
Gain and offset errors may be trimmed to zero using
external offset and gain trim potentiometers connected
to the ADC80O as shown in Figures 4 and 5 for both
unipolar and bipolar operation. Multiturn potentiometers
with I00ppm/°C or better TCR are recommended for
minimum drift over temperature and time. These pots
may be of any value between IOkn and 100kfl. All fixed
resistors should be 20% carbon or better. Although not
necessary in some applications. pin 16 (Gain Adjust)
should be preferably bypassed with a O.01yF nonpolarized
capacitor to analog common to minimize noise pickup at
this high impedance point, even if no external adjustment
is required.
(At (3)
I¶ b '0t c.. SWO to 1 1
,- I Ao I lokOto lklcfto
Com. n iAdiu CAn u0 sdiv
-Vg t
FIGURE 4. Two Methods of Connecting Optional
Offset Adjust.
FIGURE S. Two Methods of Connecting Optional uain
- -Adjust.
Adjustment Procedure
OFFSET-Connect the offset potentiometer as shown
in Figure 4. Set the input voltage to the nominal zero or
minus full-scale voltage plus 12LSB. For example,
referring to Table I, this value is -10V +2.44mV or
-9.99756V for the -10V to + 10V range.
With the input voltage set as above, adjust the offset
potentiometer until an output code is obtained which is
alternating between FFEm and FFF with approximately
50C occurrence of each of the two codes. II
the potentiometer is adjusted until bit
indicates a true (logic 0") condition appr¢
the time.
GAIN-Connect the gain adjust potention
in Figure S. Set the input voltage to the
full-scale value minus 3/2LSB. Once aga
Table I, this value is +O0V -7.32mV or -
the - IOV to +IOV range. Adjust the gait
until the output code is alternating betw
001I with an approximate 50% duty cycle.
of offset adjustment, this procedure sets
end-point transitions to a precisely known
CLOCK OPTIONS
The ADC80 is extremely versatile in t
operated in several different modes with
or external clock. Most of these options
mented with inexpensive TTL logic as she
6 through 9. When operating with an exte
conversion time may be as short as
external clock frequency) with. assured
within specified limits. When operating wi
clock, pin 19 (external clock input) and
inhibit) may be left unconnected. No ext
are required due to the inclusion of pull-
the ADC80. Pin 20 (clock inhibit) must be
use with an external clock, which is applie
SHORT-CYCLE FEATURE
A short-cycle input (pin 21) permits the cc
terminated after any number of desired
converted, allowing shorter conversion ti
tions not requiring full 12-bit resolution.
tions. the short-cycle pin should be conn
output pin of the next bit after the desi
For example, when tO-bit resoltion is de
connected to pin 28 (bit 11). In this
conversion cycle terminates and status is
bit 10 decision. Short-cycle pin connecti
ated maximum 12-, 10-. and 8-bit conver
internal clock) are shown in Table Ill.
recommended minimum conversion times
for these conversion lengths to obtain the
cies. The ADC80 is not factory-tested fo
clock conversion speeds and the product is
to achieve the stated accuracies under t
conditions; the recommended values ar
aid to the user.
TABLE III111. Short-Cycle Connections an
Times for 8-, 10-, and 12-Bit
ADC80.
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EN VIRONMENTAL SCREENING :
The inherent reliability. of a semiconductor device is
controlled by the design. materials, and fabrication of
the devie-it cannoti be improv'e lbjy'iestinLH'towever.
the use of environmental screening can eliminate the
majority of those units which would fail early in their
lifetimes (infant mortality) through the application of
carefully selected accelerated stres levels. Burr-Brown Q
models are environmentally screened versions of our
standard industrial products. designed to provide
enhanced reliability. The screening illustrated in Table
IV is performed to selected methods of MIL-STD-883.
Reference to these methods provides a convenient way
a tnmmn tline he screenina level and bhnic nrl.
eedures employed: it does not imply conformance to any
other military standards. or to any methods of MI.
STD-U3 other than those' specified. Burr-Brown%
detailed procedures may vary slightly, model-to-model.
from those in MIL-STD4883.' 
E 9. Continuous Conversion with 600ns between
Conversions. (Circuit insures that conversion will start
when power is applied.) . - .1: - .
· . - -.~_.~,... ..
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APPENDIX IV
(Program to calculate the poles of the digital filter)
Program Poles(input, output, filel, file2);
Type
NUM - 0 .. 50;
Vector - array [NUM] of real;
Matrix - array [NUM] of Vector;
Const
N1-20.0;
N2-20;
U-1.010425884;
V-0.144777302;
Tl-1.5E-5;
T2-lE-1;
fp-l.0;
fl-2E3;
f2-1.5E4;
PI-3.141592654;
Var
A, B, C, D, E, F, G : real;
I, J : integer;
H, K, R, S, X, Y, W, Z : Vector;
M, N : Matrix;
filel, file2 :file of real;
Begin
(Calculate poles of low-pass filter )
Begin
Rewrite (filel);
Rewrite (file2);
C :- fp*T2/2.0;
J :- 0;
For I :- 0 to 2*N2-1 do
Begin
A :- (2*I + 1)/(2*N1);
B :- A*PI;
D :- cos(B);
E :- sin(B);
X[I] :- -sqr(C)*(sqr(V)*sqr(E)+sqr(U)*sqr(D));
A :- (sqr(l-V*C*E)+sqr(U*C*D));
X[I] :- X[I]/A;
Y[I] :- 2.0*U*C*D;
Y[I] :- Y[I]/A;
End;
Begin
For I :- 0 to 2*N2-1 do
If (sqr(X[I])+sqr(Y[I]))<l then
Begin
X[J] :- X[I];
Y[J] :- Y[I];
J :- J+l;
End;
End;
End;
Begin
A :- 2*PI*f2*T1;
B :- 2*PI*fl*T1;
C :- fp*T2/2;
E :- (A-B)/2;
F :- (A+B)/2;
D :- cos(F)/cos(E);
F :- C*cos(E)/sin(E);
A :- 2*D*F/(F+1);
B :- (F-1)/(F+1);
J : O0;
For I :- to N2-1 do
Begin
[I] :- x[I] + 1;
Z[I] :- 2*W[I]*Y[l]*sqr(A);
W[I] :- (sqr(W[I])-sqr(Y[I]))*sqr(A);
W[] :- W[I] - 4*((1+B*X[I])*(X(I]+B)-B*sqr(Y[I]));
Z[I] :- Z[I] - 4*Y[I]*(I+sqr(B)+2*B*XI]);
R[I] sqrt(sqr(W(I])+sqr(Z[I]));
S[I] :- arctan(Z[I]/W[I]);
If (W[I]<O) then
Begin
Stll :- S[t] + PI;
End;
R[I] :- sqrt(R[I]);
S[I] :- S[I]/2;
W[I] :- R[I]*cos(S[I]);
Z(I] :- R[I]*sin(S[I]);
M[1,I] :- A*(X[I]+l) + WI];
M[2,I] :- A*(X[II+l) - WI];
Nl1,I] :- A*Y[I] + Z[I];
N(2,I] :- A*Y[I] - Z[I];
F :- 2*(sqr(X[I]*B+l)+sqr(B)*sqr(Y[I]));
G : M[1,I];
M[1,1] :- (M[1,I]*(X[I]*B+1)+N1,I]*B*Y(I])/F;
N(l,I] :- (N[1,I]*(X(I]*B+1)-G*B*Y[I])/F;
G :- M[2,I];
M[2,1] :- (M[2,I]*(X[I]*B+1)+N[2,I]*B*YI])/F;
N[2,I] :- (N[2,I]*(X[I]*B+1)-G*B*YlI])/F;
Begin
H[J] :-M[1,I];
K[J] :-N[l,I];
J :- J+l;
End;
Begin
H[J] :- M[2,I];
K(J] :- N[2,I];
J :- J+1;
End;
End;
End;
Begin
For I : 0 to 19 do
Begin
Write(filel, HI]);
Write(file2, K[I]);
End;
End;
End.
APPENDIX V
(Program to calculate amplitude of low pass filter for input frequency)
Program amp(input, output, filel, file2);
Type
NUM - O .. 100; -
Vector - array [NUM] of real;
Var
I, J : integer;
alpha, A, B, C, D, E, X, Y, angle: real;
filel, file2 : file of real;
Begin
Readln (alpha);
A :- sqr(l+cos(alpha));
B :- sqr(sin(alpha));
E :- sqrt(B+A);
A:-1;
Reset(filel);
Reset(file2);
For I :- 0 to 9 do
Begin
read(filel, X);
read(file2, Y);
B :- sqr(sin(alpha)+Y);
- C :- sqr(cos(alpha)-X);
D :- sqr(sin(alpha)-Y);
A :- (A*E)/(sqrt(C+D)*sqrt(C+B));
End;
Begin
writeln(A);
end;
end.
APPENDIX VI
(Program to calculate the coefficients of the denominator of the system func-
tion of the digital filter)
Program coef(input, output, filel, file2);
Const
N-20;
Type
NUM- O .. 50;
Vector - array [NUM] of real;
Var
I, J, N1, N2 : integer;
U, V, W, X, Y, Z : vector;
filel, file2 : file of real;
Begin
Writeln('denominator coefficients');
Reset(filel);
Reset(file2);
For I :- 1 to 20 do
Begin
read(filel, X[I]);
read(file2, W[I1);
Y[I] :- -2.0*X[I];
V[I] :- sqr(X[I])+sqr(W[I]);
End;
Rewrite(filel);
Rewrite(file2);
For J :- 1 to 20 do
Begin
Write(filel, Y[J]);
Write(file2, V[J]);
End;
End.
APPENDIX VII
Program Filter (input, output, filel, file2, file3);
const
N - 1000000;
K - 3.3454656E-19;
Type
NUM - 0O .. 100;
Vector - array [NUM] of real;
Var
I, J, Ml : integer;
A, B, C : real;
X, Y, W, Z : Vector;
filel, file2, file3 : file of real;
Begin
Readln(Ml);
Reset(filel);
Reset(file2);
Reset(file3);
B :- 0;
For I :- 1 to 20 do
Begin
Read(filel, W[I]);
Read(file2, Z[I]);
Begin
For J :- 0 to M1 do
Begin
Y[J] :- X[J]-X[J-2]-W[I]*Y[J-1]-Z[I]*Y[J-2];
End;
For J :- 0 to M do
Begin
X[J] :- Y[J];
End;
End;
End;
For J :- 0 to M do
Begin
B :- (B*(J-1) + sqr(X[I]))/J;
End;
B :- K*B;
writeln(B);
End.
APPENDIX VIII
Program ampl(input, output, filel, file2);
Type
NUM - O .. 100;
Vector - array [NUM] of real;
Var
I, J, M : integer;
alpha, A, B, C, D, E, F, X, Y, angle : real;
filel, file2 : file of real;
Begin
alpha :- 0;
F :- 0;
Readln(M);
For J :- 1 to 100 do
Begin
alpha :- alpha + 0.036;
A :- sqr(l-cos(2*alpha));
B :- sqr(sin(2*alpha));
E :- sqrt(B+A);
A:Reet(filel);
Reset(filel);
Reset(file2);
For I :- 1 to M do
Begin
read(filel, X);
read(file2, Y);
B :- sqr(sin(alpha)+Y);
C :- sqr(cos(alpha)-X);
D :- sqr(sin(alpha)-Y);
A :- (A*E)/(sqrt(C+D)*sqrt(C+B));
End;
F :- F + 3.6E-2*sqr(A);
End;
Begin
A :- F/E;
writeln(A);
End;
End.
APPENDIX IX
{This program evaluates the value of either side of Parseval's Equation)
Program error(input, output);
label 10;
Type
NUM- 0 100;
Vector - array NUM] of real;
Matrix- array [NUM] of Vector;
Var
nu, de, I, J, , L, M : integer;
sol, R, S : real;
X, Y, H, D : Vector;
AA : Matrix;
Procedure T(M, N : integer; A, B : Vector);
label 10;,
Var
I, K, INDEX : integer;
BH : real;
Begin
For K:- 0 to M do
Begin
BH :- 0;
For I :- 1 to N do
Begin 
INDEX :- K-I;
If INDEX < 0 then goto 10
Else BH :- BH + B[I]*H[INDEX];
10 : End;
H[K] :- A[K]-BH;
End;
End;
Procedure F(M, N : integer; A, B : Vector);
label 20, 30;
Var
MIN, K, I : integer;
HA : real;
Begin
Begin
If N < M then MIN :- N else MIN :- M;
End;
Begin
For K :- 0 to N do
Begin
If K > MIN then goto 20;
HA :- 0;
For I :- 0 to M-K do
Begin
HA :- HA + B[I]*A[I+K];
End;
D[K] :- HA;
goto 30;
20 D[K] :- 0;
30: End;
End;
End;
Procedure BB(N : integer; B : Vector);
Var
I, J, INDEX1, INDEX2 : integer;
Begin
For I :- 0 to N do
Begin
AA[I,O] :- B[l];
End;
For J :- 1 to N do
Begin
For I :- 0 to N do
Begin
INDEX1 :- I+J;
INDEX2 :- I-J;
If INDEX2 < 0 then AA[I,J] :- B[INDEX1]
Else-
Begin
If I+J > N then AA[I,J] :- B[INDEX2]
Else AA[I,J] :- B[INDEXII+B[INDEX2];
End;
End;
End;
End;
(tody of main program)
Begin
Readln(NU);
Readln(DE);
For I :- 0 to NU do
Begin
Readln (X[I]);
End;
For I :- 0 to DE do
Begin
Readln (Y[I]);
End;
T(NU, DE, X, Y);
F(NU, DE, X, H);
BB(DE, Y);
Begin
For I :- 0 to DE-1 do
Begin
If AA[I,DE-I] - 0 then
Begin
For L :- I+1 to DE do
Begin
If not (AA[L,DE-I]-O) then
Begin
For M :- 0 to DE-I do
Begin
S :- A[I,M];
Aa[IM] :- AA[L,M];
AA[L,M] :- S;
S :- D[I];
D[L] :- D[I];
D[I] :- S;
End;
goto 10;
End;
End;
End
Else
10: Begin
For J :- I+1 to DE do
Begin
R :- AA[J,DE-II/AA[I,DE-I];
D[J] :- D[J] - R*D[I];
For K :- 0 to DE-I do
Begin
AA[J,K] :- AA[J,K] - R*AA[I,K];
End;
End;
End;
End;
End;
sol :- D(DE]/AA[DE,O];
writeln(sol);
End.
APPENDIX X
Data from measurement of Analog Filter at Different Frequencies with an V
input.
Date time 1 KHz 2 KHz 6 KHz 20 KHz 30 KHz
11/30/88 10:15 .17775 .18508 .19671 .19416 .16782
4:10 .17792 .18508 .19671 .19418 .16789
12/ 1/88 10:05 .17791 .18508 .19671 .19417 .16783
3:30 .17795 .18508 .19672 .19419 .16790
12/ 2/88 9:30 .17784 .18509 .19672 .19418 .16779
12/ 5/88 8:15 .17831 .18514 .19676 .19426 .16800
4:50 .17832 .18514 .19676 .19427 .16800
12/ 6/88 9:30 .17817 .18513 .19675 .19423 .16792
12/ 7/88 1:32 .17832 .18512 .19675 .19424 .16798
4:55 .17833 .18512 .19675 .19424 .16798
9:26 .17825 .18512 .19674 .19424 .16796
12/ 8/88 9:56 .17832 .18511 .19674 .19423 .16801
2:44 .17841 .18513 .19675 .19426 .16803
4:53 .17842 .18513 .19675 .19426 .16802
8:23 .17833 .18511 .19674 .19423 .16794
12/12/88 12:00 .17837 .18514 .19675 .19425 .16802
2:30 .17853 .18514 .19676 .19427 .16808
4:49 .17845 .18514 .19676 .19427 .16806
12/13/88 8:25 .17842 .18511 .19674 .19421 .16792
11:12 .17850 .18514 .19676 .19427 .16812
2:32 .17850 .18514 .19675 .19427 .16812
12/15/88 3:05 .17839 .18510 .19672 .19421 .16804
5:11 .17848 .18509 .19672 .19421 .16803
7:00 .17845 .18508 .19672 .19420 .16797
12/21/88 3:43 .17841 .18507 .19670 .19418 .16803
5:17 .17843 .18507 .19670 .19418 .16804
1/ 5/89 11:15 .17864 .18508 .19671 .19424 .16818
3:46 .17885 .18511 .19671 .19429 .16825
5:03 .17875 .18511 .19671 .19428 .16816
1/ 9/89 10:00 .17859 .18503 .19667 .19417 .16804
1:25 .17850 .18504 .19667 .19417 .16803
1/11/89 10:38 .17862 .18504 .19668 .19418 .16805
1:23 .17854 .18505 .19668 .19418 .16806
2:27 .17864 .18504 .19668 .19419 .16809
5:29 .17854 .18505 .19668 .19418 .16806
1/12/89 11:19 .17873 .18505 .19668 .19421 .16813
1/17/89 11:02 .17856 .18503 .19666 .19418 .16805
5:15 .17876 .18504 .19666 .19421 .16814
6:34 .17856 .18503 .19666 .19418 -.16808
1/18/89 2:08 .17874 .18504 .19666 .19421 .16815
5:46 .17860 .18503 .19666 .19418 .16809
1/19/89 1:33 .17875 .18503 .19666 .19421 .16814
APPENDIX XI
Drift Error easurement of Attenuator with 1V Input
2/7 2/8 2/9 2/10 2/13 2/14
12:54 9:52 4:58 2:06 9:27 4:01 9:52
000000000000 .99973 .99974 .99974 .99974 .99974 .99974 .99974
000000000001 .99958 .99959 .99959 .99959 .99959 .99959 .99959
000000000010 .99957 .99958 .99958 .99958 .99959 .99958 .99959
000000000100 .99956 .9995i .99957 .99957 .99957 .999575 .99957
000000001000 .99954- .99955 .99955 .99955 .99955 .99955 .99955
000000010000 .99950 .99951 .99950 .99950 .99951 .99951 .99951
000000100000 .99941 .99942 .99941 .99942 .99942 .99942 .99942
000001000000 .99924 .99925 .99924 .99924 .99925 .99925 .99925
000010000000 .99889 .99890 .99890 .99890 .99890 .99891 .99890
000100000000 .99820 .99821 .99820 .99821 .99821 .99822 .99821
001000000000 .99682 .99683 .99682 .99682 .99683 .99683 .99683
010000000000 .99406 .99407 .99406 .99407 .99407 .99407 .99407
.99853 .99854 .99854 .99854 .99854 .99855 .99854100000000000
2/15 2/16 2/22
9:33 9:08 3:18 9:30
000000000000 .99974 .99974 .99974 .99974
000000000001 .99959 .99959 .99958 .99959
000000000010 .99958 .99958 .999575 .99957
000000000100 .99957 .99957 .99956 .99956
000000001000 .99955 .99955 .99954 .99954
000000010000 .99951 .99950 .99950 .99949
000000100000 .99942 .99942 .99941 .99941
000001000000 .99924 .99924 .99924 .99923
000010000000 .99890 .99890 .99889 .99889
000100000000 .99821 .99821 .99820 .99819
001000000000 .99683 .99682 .99682 .99682
010000000000 .99406 .99406 .99406 .994055
100000000000 .98854 .98854 .98853 .98853
APPENDIX XII
Measurement of Drift of A/D Converter
input
3/28 12:40PM
2:45PM
4:50PM
3/29 1:40PM
4:35PM
3/30 12:45PM
4/3 4:25PM
4/4 10:40AM
3:55PM
5:30PM
4/5 10:10AM
4/6 11:20AM
2:20PM
4/10 12:00
6:30PM
4/11 1:40PM
5:00PM
4/12 9:50AM
1:1OPM
6:00PM
4/13 10:30AM
12:20PM
2:05PM
4:00PM
4/14 12:00
3:10PM
4:00PM
4/18 12:45PM
2:30PM
1.00184
1.00186
1.00181
1.00174
1.00173
1.00195
1.00185
1.00190
1.00185
1.00184
1.00196
1.00181
1.00178
1.00121
1.00199
1.00208
1.00203
1.00209
1.00202
1, 00196
1.00203
1.00194
1.00192
1.00189
1.00200
1.00203
1.00204
1.00210
1.00206
100110100010
100110100001
100110100001
100110100001
100110100001
100110100000
100110100000
100110100001
100110100001
100110100001
100110100001
100110100010
100110100000
100110011000
100110011000
100110100101
100110100101
100110100101
100110100101
100110100101
100110100101
100110100101
100110100101
100110100101
100110100101
100110100101
100110100101
100110100101
100110100101
output
L __
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